We discuss drift chamber tracking with a commercial analog VLSI neural network chip. Voltages proportional to the drift times in a &layer drift chamber were presented to the Intel ETANN chip. The network WM trained to provide the intercept and slope of straight tracks traversing the chamber. The outputs were recorded and later compared off line to conventional track fits. Two types of network architectures were studied.
Introduction
With the very high event rates projected for experiments at the SSC and LHC, it is important to investigate new approaches to on $line pattern recognition in high energy physics detectors. The highly parallel architecture of neural networks, if implemented in hardware, could provide fast trigger processing. Here we present results of a study of a VLSI neural network for finding tracks in a muon drift chamber. A previous paper discussed tracking in a 3-layer muon chamber [l] . Here we give results for tracking in a 4layer drift chamber. We give results for a couple of different neural network architectures.
Intel ETANN Chip
The Intel Electrically Trained Analog Neural Network (ETA") has been described previously [2] . The chip hm 64 neurons or threshold amplitiem with sigmoidal response. Effectively, however, there are 128 neurona since the same 64 neurons are used for both the middle and output layers. A signal (analog voltage 0 . 0~ to 3 . 5~) entering one of the 64 inputs is presented to a synapse. The synapses are similar to Gilbert multipliers and uses two nonvolatile floating gates to store a voltage difference (i.e. the weight) that multiplies the difference of the input voltage and a reference voltage. The output of the synapse is a M e rential current proportional to the multiplication of these 0-7803-0883-~3/$3.00 01993 IEEE two voltage differences. The current sum of the dot product of 64 inputs, plus 16 internal bias voltages, with 64 elementa of a row of the input synapse array is presented to the neuron corresponding to that row. So each neuron seea a total sum of 80 voltagosynapse products. There are 80r64=5120 synapses in the first layer array plus 5120 synapses in the second layer array. After the first layer neurons settle within 3 p , a timing sequence sends the neuron outputs through the second synapse array. The neurons settle to the second layer values within another 5 p .
A pc-based development system for the ETANN is available [3] . The system allows one to do such things as initialise the chip, read weights or write weights to the chip, emulate the chip (e.g. with back-propagation) and do chip in-tholoop training (CIL). Normally one first trains with the emulator and then, when the emulation performance is satisfactory, download the emulation weights to the chip. Some further CIL training is necessary since the emulation is not perfect. The synapses allow a limited number of weight changes before becoming degraded so first doing the emulation reduces the number of CIL cycles. Figure 1 shows diagrams of the muon chamber design used for the DO collider detector system at the Tevatron [4] . The cells have Scm maximum drift in the sense wire plane, with maximum drift times of about 1pr. The drift times arc memured by time to voltage converters (TVC) and provide analog voltages proportional to the drift times (or distances). Above and below the sense wire are metal pads where voltages induced by the sense wire pulse indicate where along the wire the track passed. The sense wires are connected in pairs. Differences in signal arrival times at each end also indicate the longitudinal position of the wire. Combination of the pad and dTVC information gives an improved resolution. Here we only used the pad signals to set latches to indicate which of the two cells the track traversed. The prototype chamber used is only about a meter long so the transit time is negligible compared to the drift time. T h e are both three and four layer chambers in the DO muon system. Here we discuss tracking with 8 cells of a Clayer chamber. Figure 2 shows the setup used to measure cosmic ray tracks. Two scintillators provide the trigger for an event and generate the stop signal for the TVC's. The TVC voltages vary linearly from 3 . 2~ for tracks at the wire to 0 . 0~ at the cell wall. The TVC outputs are picked off the analog bus on the muon chamber readout board and presented to the ETANN inputs. The chip outputs were then placed back on the bua and digitired along with the input voltages. The ADC values for the drift times and chip outputs and the pad latch values are all read out by the data acquisition system. LeMt square fit parameters were calculated off line (the chamber resolution is about 500pm) from the drift chamber data and compared to the outputs of the ETANN.
Drift Chamber Setup

Neural Nets for Drift Chambers
Figure S shows one neural network architecture to determine the intercept and slope of muon chamber tracks. TVC signals from the four cell paha shown in figure 1 are presented to the chip twice. The maximum weight is f2.5 for the ETANN. Repeating the inputs effectively increaaea the maximum weight to f S . 0 and improves the performance of the net. Also, four pad latches from four cella are also input to the net. Here, for a given cell pair, a pad latch value of 3.0~ indicates the hit is in the right hand cell, 0.lv indicates the hit is in the left hand cell as seen in figure 1.
The middle layer of the net in figure 3 has 48 neurons and the output layer has 64 neurons. The intercept and the slope are expressed M bump8 in the distribution of output neuron activations. The first 32 neurons are used for the intercept and the second set of 32 for the slope. Each intercept neuron acta M a 0.625cm bin for the intercept range between 0.Ocm and 20cm for the crowing point in the acnae wire plane of the second layer from the top (set figure 1) . The slope neU?OM represent SOmrad bins b o tween -0.8rad and +0.8rad, where the dope is given M the angle from vertical. The track intercept and slope are then given M the center of Gaussian bumps across 3-4 neurons. In practice the maximum output is found and an average over f 2 neurons around the maximum is calculated.
We alao tried a proportional output architecture [S] . It is aimilaz to figure S except there are 10 outputs for the intercept and 10 for the slope. The sum of the first 10 outputs is proportional to the intercept and the sum of the second 10 outputs is proportional to the slope. In practice a summing amplifier could provide the two proportional voltages but here we add the digitised outputs off line.
For each network type, training files of 20000 track patterns were generated by a Monte Carlo program that sent tracks acrosa the 8 cella at random angles and intercepts (but requiring at leaat one cell hit in each layer.) A given pattern comisted of both the simulated TVC and pad latch values and the target outputs. A back-propagation progrsm on a workstation WM run on thcae flea for several million iterations. The resulting weight files were then transferred to the PC emulation program, which ran more slowly than the workstation program but did a more accurate simulation of the chip. The emulation WM run for several tens of thousands of back-propagation iterations. Finally, the emulation weights were downloaded to the chip and a few thousand CIL iterations were carried out. 
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